

Boost Your Power Converter Performance with Keysight EDA

Steven Lee

Objective

Objective:

Learn a more advanced design and simulation workflow for power converter design incorporating post-layout simulation techniques. See how it generates higher accuracy simulation results which will boost your power converter performance


Agenda

- **Trends and Challenges in Power Converter Design**
- Keysight ADS and PEPro Electromagnetic Simulation Solution
- Demo
- Summary

Trends in Power Electronics

The rise of wide bandgap technologies

- Wide Bandgap (WBG) semiconductors such as SiC and GaN are emerging technologies
- WBG technology enables many benefits to power conversion
 - Higher power levels
 - Greater efficiency
- Industries such as electric vehicles and renewable energy are key drivers in power electronics advancement



Trends in Switched-Mode Power Supplies


Consumer demand for:

- lower cost
- smaller size
- lighter weight

...is driving the industry to higher switching speeds “high di/dt”

Traditional (cut-and-try) design methods don't work for high di/dt


- $V_{\text{spike}} = L_{\text{parasitic}} di/dt$
- Need to add a field solver to extract layout parasitics into an EM-based model



Thermal Challenge


Higher Temperatures

- Power semiconductor device selection
- Heat sink design
- Thermal interface material
- Thermal modeling and simulation
- Operating conditions



EMI Challenge


- Switched-mode power supplies produce noise and EMI that can interfere with other electronics and degrade performance and/or reliability. EMI is not easily understood or predicted.
- Spinning designs and pre-compliance testing is a costly and time-consuming process. In the past, this has largely been the process used to reduce EMI.




Traditional Approach

2-6 spins per design

Schematic (Ideal)




Draw circuit in schematic




Simulate ideal
conditions

Prototype (Real World)



Test/Debug Validation (Real World)



2-6 spins
\$6k-\$60k/spin
3-8 weeks/spin

Agenda

- Trends and Challenges in Power Converter Design
- **Keysight ADS and PEPro Electromagnetic Simulation Solution**
- Demo
- Summary

Who have partnered with Keysight EDA in power electronics?

Reference Design


Virtual Reference Design from ROHM

PathWave ADS Workspace for
ROHM P01SCT2080KE-EVK-001

This application note provides information to obtain and use a PathWave ADS workspace that you can use to simulate a virtual version of a physical reference design from ROHM, Model P01SCT2080KE-EVK-001. This model showcases the second generation planar SiC power transistors (SCT2XXX series) also from ROHM. Provides the details on how they can be used to build your next-generation switched-mode power supply. In addition, the reference design – in both virtual and physical forms – can be used as starting point for your own project.



ROHM



Virtual Reference Design


PathWave ADS Workspace for Transphorm
tdt4000w066c

This application note provides information to obtain and use a PathWave ADS workspace that you can use to simulate a virtual version of a physical reference design from Transphorm, Model tdt4000w066c. This model showcases the gen IV GaN power transistors (TP65H035G4WS series) also from Transphorm. Provides the details on how they can be used to build your next-generation switched-mode power supply. In addition, the reference design – in both virtual and physical forms – can be used as starting point for your own project.



Figure 1. Transphorm tdt4000w066c

Transphorm



Virtual Reference Design from Wolfspeed

PathWave ADS Workspace for
Wolfspeed Kit-CRD-HB12N-J1

This application note serves as a guide to use a PathWave ADS workspace to simulate a virtual version of a physical reference design from Wolfspeed Model CRD-HB12N-J1. This model showcases the Silicon Carbide (SiC) power transistors (C3M0032120J1 series) from Wolfspeed. This guide provides instructions on how to start building your next-generation switched-mode power supply. The reference design – in both virtual and physical forms – are a good starting point for your own project.

PATHWAVE



Figure 1. Wolfspeed CRD-HB12N-J1 Half Bridge

Wolfspeed

Who have partnered with Keysight EDA in power electronics?

Other Projects



An ANN Assisted Reverse Recovery of Diode Model for Switching-on Characteristics of IGBT Devices

Huaiyuan Zhang¹, Abby Shih², Stefan Haense³, Zeeshan Umar³, Steven Lee¹, Felix Zeyss³

¹ Keysight Technologies, USA

² Keysight Technologies, Germany

³ Siemens, Germany

Corresponding author: Huaiyuan Zhang, huaiyuan.zhang@keysight.com
Speaker: Abby Shih, abby.shih@keysight.com

The Power Point Presentation will be available after the conference.

Abstract

This paper presents a new Artificial Neural Network (ANN) assisted in reverse recovery of a diode model for insulated-gate bipolar transistor (IGBT) devices at the turn-on process. The dependence of both carrier lifetime (τ) and diffusion transit time (T_{SD}) on current, voltage and temperature in a diode model is modeled by ANN after a training process. The proposed diode model implemented in the Keysight IGBT model can accurately fit the transient i_C of an IGBT at a turn-on process for a wide range of currents at three voltages (100, 500 and 600 V) and three temperatures (25, 75 and 100°C). With a new parameter extraction workflow for transient simulation, an overall good fitting of the switching-on characteristics is achieved for an IGBT power module.

1 Introduction

IGBT power modules are widely used in power converters due to its simple gate driver, high switching frequency and optimal capacity with high current and voltage [1–3]. The development of power electronic modules with parallel chips will be very time consuming, if the switching behavior cannot be predicted. In contrast, unlike only one or several bias conditions that are provided and fitted for the transient waveform in most literature, such as [4–11], an accurate fitting of the transient waveform for an IGBT power module is required over a wide range of currents and voltages. This challenges both the stability and accuracy of an IGBT model.

The switching characteristics are measured with a double pulse testing (DPT) setup for IGBT devices





Fig. 1: The equivalent DPT circuit for IGBT transient turn-on simulation.

Siemens




Power Electronics EMI Laboratory

eBooks


Curated for power electronics engineers, this guide provides a hands-on learning experience to solve electromagnetic interference (EMI) challenges in next-generation power electronics design for electric vehicles, aerospace & defense, and new energy systems. It combines theoretical knowledge with practical experiments designed by Prof. Giulia Di Capua and Prof. Nicola Femia from the University of Salerno, Italy, offering a robust exploration of power electronics EMI fundamentals.

Texas Instruments / IPERA

Add Post-Layout Simulation



Switched-Mode Power Supply Design Workflow



Power Electronics Models

5 ways to build PE models in ADS – Huge Differentiation

- Generic – Power Electronics Library
- LTspice/Pspice Import (*Vendor Model*)


EASY

- Power Electronics Model Builder

MEDIUM


- Measured Data (ICCAP, PEMG)
- Symbolically Defined Devices (SDD) / Verilog A

HARD



Keysight PE Measurement and Modeling Solution

Control software : PD1000A



I-V & C-V : B1506A

S-parameter :


ENA+B2902+Bias-T



Switching : PD1500A



txt, csv



Measurement


(Supported by hardware team)



Meas
File

.mdm

IC-CAP PEMG



.mdm


Device Modeling

(Supported by EDA team)

Model
Parameter

ADS

ADS
PEPro



Model
Parameter

PSPICE

PSPICE

Circuit/EM simulation

(Supported by EDA team)

Power Electronics Model Builder

Digitize CV and IV Curve to Generate Switch Model

- Build the model directly from the datasheet: Si, Sic, IGBT, GaN

Input IV and CV
Curve Image







CurveDigitizer
extracts curve
data




PEMB to
extract model
card



Use model in
schematic





ADS Schematic Design Example



Analyze Effects of Parasitic Components

- Compare the presence or absence of the layout of the switching waveform inside the converter (effect of layout).





Blue lines: pure schematic simulation


Red lines: EM-transient co-sim

Conducted EMI Test Bench

- For this controller, the RiseTime and FallTime in Transient PE are from PEPro SMPS frequency plan.
- The Data Display shows the peak spectrum (total, differential / common mode noise) of the SMPS noise calculated from the Linear Impedance Stabilization Network (LISN) output according to the CISPR-25 requirements of the frequency range and spectrum resolution RBW.





Conducted EMI Test Bench (CISPR 25)




The EM analysis result of the board and the mounted parts are automatically placed as a sub circuit.

Measured vs. Simulated Example


Crosstalk on TI PMLK-BUCK Reference Board



■ = switching node voltage, ■ = inductor current, ■ = error amplifier output



Voltage Spikes Test Bench



- A display plot of the pins on the net set as the "switching net" is automatically created after the simulation.

Last N Cycles

Eqn lastNCycles = 2

First Peak Marker
Second Peak Marker

m3
ind Delta=0.000
Delta Mode ON

m2
dep Delta=1.572
Delta Mode ON


Baseline Marker

m1
time=120.0 usec
R5_P1_sw_R5_Gnd[startIndex:: stopIndex]=20.369




DC-DC Converter Test Bench

This testbench is used to test the voltage spikes appearing in the design during a normal startup condition. Transient controller has been set up to simulate using the user input value in PEPro. Please connect the device-under-test (DUT) to the source and load before starting the simulation. The present testbench is for single input and single output board design. If multiple inputs/outputs are present, please add additional source/load accordingly.







Please connect the input/output pins of DUT to source/load in the test bench. Add additional sources/loads if needed. Set the design variables of DUT and simulation variables if needed.




The EM analysis result of the board and the mounted parts are automatically placed as a sub circuit.

Radiated EMI Test Bench

- You need to check Enable Far Field in the Field Storage tab of Frequency Plans in Options and select Momentum Microwave or FEM in Preset of Simulator.
- The built-in far-field solver in PEPro can help user obtain far-field radiation patterns under specific excitation. The far-field data, including electric field strength and radiation power, can be examined directly in PEPro.




Thermal Analysis in PEPro



Surface Current Density


Identify areas of current crowding



Steady State Analysis

Shooting Newton

- Shooting analysis is a method to find steady state of circuits in time domain.
- Its counterpart in frequency domain is Harmonic Balance.
- In simple words:
 - Shooting runs transient for a period
 - Check if the final state at the end of a period same as the initial state.
 - If not, make some adjustment to initial state and run a period again.
 - If yes, steady state is found.






RC charging circuit


A simple test case for Shooting Newton

- Charge a large capacitor through a diode.
- Simulation without output resistor (linux RHEL8):


	Transient	Shooting
Simulation time	98.44s	0.79s




3D Power Module Workflow




1. Setup the substrate




2. Setup the Shape of the bondwire







3. Build the layout with bondwire



5. Use 3D power EM module in simulation



Comparison between Pre-layout and Post-layout




Agenda

- Trends and Challenges in Power Converter Design
- Keysight ADS and PEPro Electromagnetic Simulation Solution
- **Demo**
- Summary

Agenda

- Trends and Challenges in Power Converter Design
- Keysight ADS and PEPro Electromagnetic Simulation Solution
- Demo
- **Summary**

Add Post-Layout Simulation



Key Takeaways

- Traditional workflows don't work with new wide bandgap designs
- Post-layout simulation maximizes precision and accuracy
 - PEPro parasitic extraction offers insights you can't get from basic circuit simulators
 - Unique Thermal + EMI insights in this workflow translate to less time prototyping and debugging
 - Only this ADS+PEPro workflow offer all these toolset in a single platform
- Do more simulation = Faster time to market


W3631B Power Electronics Bundle

All in one solution for switched-mode power supply design and more




ASM_HEMT_M
ASM_HEMT_M1


**Power Electronics
Models**




Schematic




Transient Simulator




Layout Tool




**PEPro: EM Field
Solver for PCB
Parasitic Extraction**




Thermal




Data display




**Circuit Excitation Display
Current Density**




Datasheet Model Builder



**Conducted EMI/EMC
Test Bench**



**Radiated EMI/EMC
Test Bench**



**Voltage Spike
Test Bench**

Thank you



EMI Curriculum Available NOW

<https://www.keysight.com/us/en/assets/7123-1100/ebooks/Power-Electronics-EMI-Laboratory.pdf>



Contact Us |    

PRODUCTS AND SERVICES SOLUTIONS LEARN BUY SUPPORT



Power Electronics EMI Laboratory

eBooks 

Curated for power electronics engineers, this guide provides a hands-on learning experience to solve electromagnetic interference (EMI) challenges in next-generation power electronics design for electric vehicles, aerospace & defense, and new energy systems. It combines theoretical knowledge with practical experiments designed by Prof. Giulia Di Capua and Prof. Nicola Femia from the University of Salerno, Italy, offering a robust exploration of power electronics EMI fundamentals.



View

Download

Learn more about Keysight Power Electronics Design

Guides, Overviews, App Notes, eBook

- [PE Bundle Overview](#)
- [Quick Start Guide](#)
- [eBook: 5 Critical Factors for Power Electronics Design in the Era of GaN](#)
- **Application Notes**
 - [PE Thermal Analysis](#)
 - [Designing a SMPS using soft switching](#)
 - [3D power module simulation](#)
 - [Parasitic extraction of inverter design](#)
 - [PE Curriculum Handbook for EMI](#)





Learn more about Keysight Power Electronics Design

Videos

- **Videos**

- [Shooting Newton steady state solver](#)
- [PE Thermal Analysis](#)
- Power Electronics Tutorial
 - [Getting started](#)
 - [Designing your first switching device](#)
 - [Optimize your SMPS](#)
 - [Preparing your design for PEPPro simulation](#)



Learn more about Keysight Power Electronics Design

Technical Papers – Converter Design, EMI, Parasitics

Digital Twin Model understanding Printed Wiring Board Effects in High Efficiency Switching Power Supplies

Steven Lee
Product Manager
Keysight Technologies
Chester Springs, PA, USA
steven_lee@keysight.com

Adam
Engineer
Wolf
Cary, N
Adam.Anders@

Dr. Alan Palevsky
Consulting Services
Alan Palevsky LLC
Wayland, Massachusetts, United States
alan_palevsky@verizon.net

Simon Muff
ICEP 2016 Proceedings

P19

Importance of Switched-Mode Power Supply IC Model for Conductive EMI Noise Simulation

Asuma Imamura¹, Mitsuharu Umeoka²

¹Application Engineering Division, LSI Product Development, ROHM Co., Ltd., Kyoto, 600-8216, Japan
²EDA Field Application Engineering, Keysight Technologies Japan G.K., Hachioji, Tokyo, 192-8550, Japan

Abstract—The conventional simulation-based procedures used for Switch Mode Power Supplies (SMPS) design treats the printed circuit board (PCB) as an interconnect. The complex electromagnetic (parasitic) properties of the PCB in general have been ignored. Wide bandgap devices such as SiC and GaN MOSFETs have faster switching edges and enable higher switching frequencies than Silicon devices. These characteristics cause, the effects of capacitive coupling and inductance in the PCB to become significant and limiting performance. This paper illustrates the use of modern EDA methodologies to quantify these effects and optimize the overall performance of a high power boost converter.

Keywords—Digital Twin, PCB simulation, EM extraction, switching behavior, coupling, Wide band gap half bridge design

I. INTRODUCTION

The issue of the effect of the PWB layout on circuit performance was faced by the microwave design community a generation ago. The design tool companies responded by developing fast 2 ½ D simulators that characterized the layered metallization, dielectric and via properties of a PCB up to microwave frequencies. These tools have now been repurposed for SMPS designs.

Keysight Technologies and Wolfspeed have recently worked together on the simulation of a half-bridge design that takes into account the electromagnetic properties of the PCB. Simulation and measurements are compared for both Clamped Inductive Switching and a 10KW Synchronous Boost Converter. The Keysight PATHWAVE Advanced Design System (ADS) is a mature design environment with major users in the microwave and high-speed digital community. It is generally not that familiar to the SMPS community. The tool has multiple types of solvers available and the “Transient Solver” can trace its origin back to the original Berkeley SPICE. The tool has a graphical user interface and the netlist is not visible to the user. A new user has to import the semiconductor SPICE models and generate the circuit with the layout. For the first task, ADS has import capability for the various SPICE dialects including LTSPICE, PSpICE, HSPICE and Spectre. The layout and circuit can either be built from scratch or imported from any layout file.

Keywords—EMI, EMC; Inverter/Converters for Electric Vehicle; Evaluation

INTRODUCTION

The adoption of electronics in automobiles keeps progressing as a result of the popularization of EV/PHEV and the expectation of an autopilot system in vehicles. Along with this progress, there is a trend for an increasing number of ECUs installed in automobiles, and as a result the current consumption is also increasing. For example, more than 100 ECUs are installed in a luxury car and large scale FPGA, used for ADAS (Advanced Driving Assist System) image processing, requires large-current at modest voltage. Hence, SMPSs which are excellent in terms of efficiency are widely used for the power supplies of ECUs. SMPS can perform buck, boost, and buck-boost conversion. However, it has demerit of generating high frequency noise caused by its switching operation.

Since devices are mounted closely to each other due to the increase in ECUs, the problem caused by interference of high frequency noise generated from the devices has become more serious than before. This noise can lead to ECU and automobile malfunction, and in worst case, it may cause an accident that would lead to the loss of human life. To avoid these from happening, committees (CISPR, IEC, EN, etc.) were founded to set strict regulations on the noise interference

An ECU design cannot proceed to mass-production unless it has passed the standards set by the committees. Ideally, EMC counter-measures to pass each regulation would be validated during the development stage, but actually they are often carried out at the later stage of the design. At the later stage, designers may counter-measure

In order to reduce EMI, prediction of electromagnetic interference (EMI) is performed. EMI prediction is performed by considering the input from the PCB parameters, for waveforms from layer configurations




Fig. 1. Wireframe represented by 5-p (4) is

Modeling is with actual put inputting the pul waveform. How part of a product time validating difficult to get existing device

Analysis of PCB parasitic effects in a Vienna Rectifier for an EV battery charger by means of Electromagnetic Simulations

Francesco Palomba
Keysight Technologies Italy
Via Achille Grandi, 8
20063 - Cernusco Sul Naviglio
(MI), Italy
francesco.palomba@keysight.com
URL: <https://www.keysight.com>

Francesco Gemaro, Mario
Pavone, Natale Aiello
ST Microelectronics srl
Stradale Primrose, 50
Catania, Italy
URL: <https://www.st.com>

Giuseppe Aiello, Mario
Cacciato
University of Catania
Viale Andrea Doria, 6
95125 - Catania, Italy
URL: <http://www.dieci.unict.it>

Acknowledgements

The authors would like to thank Vincenza Petralia, Giuseppe Greco and Giovanni Vinci for the precious support in the simulation activity.

Keywords

Power Converters for EV, Power factor correction, Simulation, Silicon Carbide (SiC), Battery charger.

Abstract

The aim of this work is to investigate the impact of the PCB (Printed Circuit Board) electrical parasitic parameters on the performances of a SiC Three-Level T-type rectifier used for electric vehicle battery chargers. The short switching times of the SiC devices enables high switching frequency at very high efficiency. On the other hand, as the time derivative of the current increases (as a rule of thumb we can set 1A/ns as a breaking point), PCB parasitics start to play a significant role and may cause the degradation of the performances or even a design failure, if not taken into account right from the first design stage. Industry standard EDA (Electronic Design Automation) tools can be used to extract a model for the PCB to evaluate all the unwanted effects introduced by the physical realization of the board layout. For the scope of the current study, the software *Advanced Design System (ADS)* by

Understanding the Impact on parasitic Probing Effects onto the PCB Power-to-Control Crosstalk in Switch-Mode Power Supplies

Simon Muff¹, Nicola Femia^{2,3}, Giulia Di Capua^{2,4}, Hanqing Wen⁵, Steven Lee⁵

¹ Keysight Technologies, Germany
² IPERA S.r.l., Italy
³ University of Salerno, Italy
⁴ University of Cassino and Southern Lazio, Italy
⁵ Keysight Technologies, USA

Giulia Di Capua, IEEE Senior Member
CEO, IPERA S.r.l.

Luigi Egiziano
Emeritus Professor
University of Salerno
Fisciano (SA), Italy
legiziano@unisa.it

Nicola Femia, IEEE Senior Member
President, IPERA S.r.l.
University of Salerno
Fisciano (SA), Italy
femia@unisa.it

Casey Latham
Keysight Technologies
Santa Rosa, CA, U.S.A.
casey.latham@keysight.com

201

SMPS) can be dominated by apparently harmless elements of the ground planes, and the setup of the PCB PCC in power converters g in measurements, which can mask ena.

c MOSFET gate drive pulse steady-state operation, depending on nt level. As long as the PSM activa- periodic MOSFET gate drive pulse here are no undesired EMI implica- resulting input current spectrum is d the switching frequency harmonics. under certain operating conditions, y the combination of input voltage, s, output current, switching frequency characteristics, the PSM activation eriodic MOSFET gate drive pulse ses- case, a certain number of regular les is followed by one-half switching cle, which results in a subharmonic ation that can be easily confused with enomenon occurring in peak-current- led regulators with an unstable cur- g), the EMI impact of a PSM-induced harmonic operation of TI-PMK 1160 peak-current buck regulator is e paper also emphasizes the influ- transconductance error amplifier, in peak-current control, can play on /subharmonics and EMI. In particular, EMI becomes more significant if the aimed to achieve a high cross-over

Exploiting the Benefits of Partially Saturating Inductors on Switch-Mode Power Supplies Electro-Magnetic Compatibility and Efficiency

ents and nductors Magnetic Switch- operation s, power gements t, which Magnetic of new revement d, to use day the dleing, of trade- LO. The nodeling, i-isolated

Magnetic saturating




Switch d widely ate well titution s, which respective diagnostic ; and stries are allenging ble and ose new EMI [5]. power filtering, inations ways to , power t design ed on a use of features, ut.

Normally, the worst case operations for EMC compliance are the ones generating the highest noise level. The maximum load is typically considered as the worst-case, and the EMC filters for conducted emissions are designed based on the differential mode and common mode noise spectrum under these conditions. The peak noise at the switching frequency is used as reference for the selection of the filter resonance frequency, based on the EMC standard of interest, and the L and C parameters are consequently determined. Although the resulting SMPS with embedded EMI filter can comply with the given EMC standard at maximum load, there can be low load operating conditions causing additional low frequency noise in the SMPS, which can cause interference to the surrounding devices. This may happen because of the Light Load Operation-Loss Reduction (LLO-LR) techniques implemented by most of ICs featuring SMPS control, which are required in all the applications involving stand-by and sleep modes. The simplest LLO-LR technique is to reduce the switching frequency under LLO. Frequency Modulation (FM) techniques [6][7] and Pulse-Skip Mode (PSM) techniques [8]-[10] reduce the frequency as the load decreases. FM and PSM may have different embodiments, which may influence EMI, because of increased current and voltage ripples, or determine a pseudo spread spectrum effect, which may facilitate EMC compliance. Moreover, the possible occurrence of Discontinuous Conduction Mode (DCM) under low frequency operation causes larger current ripple and worsen the EMI. Burst Mode (BM), also widely used as a LLO-LR feature, causes EMI worsening. Overall, as the frequency reduction techniques as the many other LLO-LR techniques proposed in literature [11]-[21] mostly have a negative and not easily predictable impact on low frequency EMI. In fact, they may cause subharmonics and/or non-periodic modes whose occurrence is largely influenced by the SMPS design and operating conditions.

In the recent years, many studies have investigated the possibility of using Partially Saturating Inductors (PSIs) to increase the SMPS power density, compared to Non-Saturating Inductors (NSIs) [22], and several methods are available today for a good prediction of PSI performances and relevant impact on SMPSs [23]-[25]. A good collateral effect of PSIs is the current ripple reduction and the improvement of the efficiency under LLO, thanks to the inductor de-saturation, resulting also in possible EMI reduction due to the prevention of the negative effects caused by the control chip features for LLO-LR. This paper illustrates the benefits of PSIs under LLO, which may help mitigating the effects of PCB parasitics. By

Example design: Synchronous buck open loop power stage


Open loop power stage with switching simulation engine.



Example design: Closing the loop

Closed loop design: Put the designed block together with the converter.


- Designed and implemented the compensation in minutes rather than hours!!
- All of this done on one eco system instead of jumping between MATLAB and circuit simulators.



SMPS Performance Testbench

Easily test your SMPS design without the hassle of complex setups

- SMPS Performance Testbench
- Available both in ADS and PEPro
- A tool to streamline all the common test you do for a SMPS design
 - Transient Recovery
 - Efficiency
 - Switching Losses
 - Electrical Fast Transiethn



Thermal analysis in schematics

- Running the schematic level thermal analysis gives us a data display window pop up.
- We get the Power flowing through every device and the junction temperatures.
- This data can be exported to a CSV file for further analysis in PEPro.

